

FIG 1






FIG. 2





Prior Art

FIG. 4




FIG. 5

Riv. Att.




FIG. 6




FIG. 7A




FIG. 7B





FIG. 8

FIG. 9



Preamplifier
332A




FIG. 1D

334A




FIG. 11A

FIG. 11 B





FIG. 11C






FIG. 12





FIG. 13

FIG. 14A






FIG. 14B




FIG. 15




FIG. 16




FIG. 17A






FIG. 17B



Timing Diagram of Precharge and Sense Signals

FIG. 17C



Circuit for Timing Diagram of Fig. 17C

FIG. 17D




FIG. 18




FIG. 19




FIG. 20





FIG. 21



→
hot

FIG. 22




Fig. 23 A




FIG. 233

870 ↘




FIG 24




FIG. 25





FIG. 26 A



470
Oth
/ Preacher
Services










FIG. 27 B

FIG. 27 A







FIG. 29






FIG. 31




FIG. 32A

FIG. 32B

FIG. 32C






FIG. 33A



Gray Code Generator

FIG. 33B



Circuit to Reduce Switching Noise

Fig. 34






FIG. 35



GDS Compensated Multi-PAM Output Driver

FIG. 36



GDS Compensated Multi-PAM Output Driver with Current Control

FIG. 37A






FIG. 37B



Circuit for Calibrating the GDS Compensated Output Driver with Current Control


FIG. 38



Method for Calibrating the GDS Compensated Output Driver with Current Control


(A)

FIG. 39A



Method for Calibrating the GDS Compensated Output Driver
with Current Control

FIG. 39B



Multi-PAM Receiver
FIG. 40




FIG. 41






FIG. 42

MULTI-PAM RECEIVER




Multi-PAM Receiver

FIG. 43




Multi-PAM Pre-Amplifier

FIG. 44




Multi-PAM Pre-Amplifier

FIG. 45A



Multi-PAM Pre-Amplifier

FIG. 45B



Multi-PAM Pre-Amplifier for MSB

FIG. 46

LSP Folded Integrator

1330




FIG. 47

REFERENCE VOLTAGES	CODE		i_A	i_B	i_C	i_D
	MSB	LSB				
V_{REFL0}	0	0	i	$2i$	$2i$	i
V_{REFM}	0	1	$2i$	i	i	$2i$
V_{REFL1}	1	1	$2i$	i	i	$2i$
	1	0	i	$2i$	$2i$	i

FIG. 48




FIG. 49

RECEIVER TIMING CIRCUIT

1116





FIG. 50

1404

Window Control 1



Receiver Delay Generator

FIG. 51




FIG. 52 A





FIG. 52B



Automatic Detection of 2-PAM or 4-PAM Mode

FIG. 53




FIG. 54A




FIG. 54B






FIG. 54C



Controlling the Data Rate in a 2-PAM / 4-PAM System

FIG. 55



Method for Determining 4-PAM / 2-PAM Signalling as a Function of Error Rate

FIG. 56




FIG. 57




FIG. 58




FIG. 59




FIG. 60A




FIG. 60B